Loading...

Please wait while we retrieve your documents

[email protected] +91 9840521421 Scholarly Open Access, Peer-reviewed, Refereed Journal E-ISSN 3048-6408 Since 2024
  1. Home
  2. Archives
  3. 2025
  4. Vol. 2 Issue 1
  5. Article
Original Article

Low-Power Artificial Neural Network Implementation on Artix 7 FPGA Using Reversible Logic

  • Paper ID 25
  • Volume 2, Issue 1
  • Pages: 21-26
  • Published Online: January-April 2025
  • 245 Views
Open Access Peer Reviewed

Authors

  • Banothu Bapuji1
  • Salivoju Laharika2
  • Nenavath Tharun3

1 M. Tech, VLSI System Design, CVR College of Engineering, Hyderabad, Telangana, India. 2 3 B Tech, Department of ECE, Scient Institute of Technology, Hyderabad, Telangana, India.

Article Information

DOI
No Doi
Published Online
January-April 2025
Pages
21-26
Article Type
Original Article
Check for updates
check update

References

[1] H. Thapliyal and M. B. Srinivas, "Reversible Logic in Low-Power VLSI Design: A Survey," ACM Computing Surveys, 2006.
[2] R. Landauer, "Irreversibility and Heat Generation in the Computational Process," IBM Journal of Research and Development, 1961.
[3] M. Nielsen and I. Chuang, "Quantum Computation and Quantum Information," Cambridge University Press, 2000.
[4] S. K. Mitra, "Reversible Computing for Low-Power Digital Design," IEEE Transactions on VLSI Systems, 2015.
[5] Y. Ye and K. Roy, "Low-Power VLSI Design Using Reversible Logic Gates," IEEE Transactions on Circuits and Systems, 2018.
APC from ₹1200 + 18% GST

Peer-reviewed open access₹1200 Indian (₹1400 with DOI)$80 USD internationalpaid after acceptance Peer-reviewed open access₹1200 Indian$80 USD international ₹1200 Indian · $80 intl

  • CrossRef DOI
  • ISSN 3048-6408
  • Open Access
  • Peer Reviewed
  • Plagiarism Checked
  • Google Scholar
Submit Paper